Abstract-A detailed design is presented for a digital pseudorandom noise generator. The instrument is built with standard integrated circuits. It produces both binary noise (pseudo-random binary sequences) and white Gaussian noise of variable bandwidth. By setting front panel switches to match tabulated octal codes, one may select a vast number of independent noise programs.
INTRODUCTION

R
ANDOM NOISE is widely and increasingly used as a signal for the testing and identification of physical and biological systems. In particular white Gaussian noise is becoming popular for the determination of the Wiener kernels [1] , [2] of nonlinear biological systems [3]- [5] .
Physical devices such as resistors and diodes are sometimes used as sources of random noise. However such devices suffer from statistical variability between finite samples of their noise output. Moreover unless special procedures are undertaken [6] physical noise sources are generally unsuitable for low-frequency applications.
Often it is adequate, or even advantageous, to employ deterministic (and reproducible) periodic signals with the essential statistical properties of random noise. Such pseudo-random noise may be generated by computers, or by electronic instruments such as that described here.
BACKGROUND ON PSEUDO-RANDOM SIGNALS
Pseudo-random binary sequences (PRBS; also known as maximal length binary sequences, binary m-sequences, and chain codes) are generated in practice by a feedback shift register [7] , [8] . In such a device the next input value (bit) is determined as follows. A parity check (or mod-2 addition, or EXCLUSIVE-OR operation) is performed on the values in a fixed subset of the stages of the shift register. The result is fed back to the input.
If the feedback length (i.e., highest order feedback stage) of the shift register is n, then there are 2 n possible states of the feedback shift register as a whole. One special state, namely all zeros, is disallowed since it would be self-perpetuating. In general, the remaining 2 n -1 states may be generated periodically in sequence in a number of independent patterns. In such a case, the sequence of 2 n -1 bits observed in any given stage constitutes a maximal length or PRBS.
Only certain feedback configurations produce PRBS's. In general, the configuration of a feedback shift register may be represented algebraically by a polynomial over the Galois field with two elements (GF(2)) [9] . For example, the polynomial X + 1 represents a shift register with feedback from stages 2, 3, 4, and 8. The degree of the polynomial, here 8, is equivalent to the feedback length η of the shift register. Those feedback configurations which produce PRBS's correspond to polynomials which are "irreducible" and "primitive" [7] . Using a compact octal code, Peterson and Weldon [9] have tabulated irreducible polynomials up to degree 34. In their tabulation, only those polynomials with suffixes E, F, G, and Η are primitive. On the front panel of the instrument described here, the operator may dial in an octal code of up to seven digits to produce any feedback configuration with feedback length η < 20. Thus, in particular, one may generate easily the PRBS for every allowed octal code up to degree 20. A row of 20 lamps is available to display either the binary feedback code or the last 20 values of the ongoing PRBS. By means of a special synchronization signal (sync), described later, one may determine whether or not any given octal code produces a PRBS.
PRBS's have a number of properties which qualify them as substitutes for random binary signals [7] . The properties include (periodic) impulse-like autocorrelation functions, equality of the number of occurrences of the high and low states (actually there is an excess of one high), and an exponentially decreasing distribution of lengths of consecutive runs of high (or low) states.
The power spectrum of a PRBS with a clock interval At (for the shift register) is a line spectrum, because of the periodicity of the PRBS. The harmonic separation of the lines is Δ/ = 1/NAt. The envelope of the line spectrum is proportional to sine 2 f(t) [10] . [Note: sine (X) = sin (πΧ)/(7τΧ).] Thus the spectrum is approximately flat (within 3 dB) up to / = 1/3 At.
By means of filtering, PRBS's may be elaborated into pseudo-random waveforms with a variety of statistical and spectral properties. Analog low-pass filtering pro-duces continuous waveforms. Digital filtering produces multilevel step waveforms, which may approximate continuous waveforms. Analog filtering suffers from a number of disadvantages. If one changes the clock interval Δί, the characteristics of the analog filter must be modified, generally not a simple matter. Moreover, analog filters are unsuitable for low^frequency applications, such as the one in which the present instrument was used [5] .
These disadvantages are overcome by digital filtering. The availability of the shift register as a digital delay line makes digital filtering very simple [11] . One need only perform a weighted sum of the contents of the shift register stages. The digital filter characteristics scale automatically when the clock interval is changed, such that the waveform remains unchanged in shape. The weighting function applied here to the 32-stage shift register is a truncated sine (X) function [10], [12] . This choice approaches the ideal of a rectangular low-pass filter. The resultant band-limited white Gaussian noise is just of the form needed for nonlinear system identification [2] .
The instrument produces both pseudo-random binary noise and pseudo-random band-limited white Gaussian noise. It is built with TTL digital integrated circuits, as well as passive components and one integrated-circuit operational amplifier. It has been used to measure the Wiener kernels of the light-growth response system of Phy corny ces [5] . The low bandwidth of that system (2.5 X 10~3 Hz) called for a noise generator capable of operation at very low frequency. The digital design of the instrument permits operation at arbitrarily low frequency.
CIRCUIT DESCRIPTION
The general structure of the noise generator is shown in Fig. 1 . The heart of the instrument is the shift register shown in the center. Given the present shift register contents and an (allowed) octal code, the feedback generator evaluates the next bit of the PRBS and delivers it to the input stage of the shift register. In addition, the feedback generator automatically starts the PRBS after the shift register has been cleared. To produce white Gaussian noise the PRBS is processed by a digital lowpass filter, consisting of the shift register itself in parallel with a suitably weighted digital-to-analog converter [12] .
Assuming clock pulses are provided to the shift register, the central pathway of Fig. 1 produces both binary and Gaussian noise signals. The remaining elements are optional, depending on the application. The lamps indicate either the binary representation of the octal code (i.e., which stages are fed back) or the states of the first 20 stages of the shift register. The sync generator provides one pulse per period of the PRBS. This paper will not provide detailed designs of the active filter, clock, counter, or display since these are all standard and should be tailored to specific applications. The feedback generator is shown in Fig. 3 . (In this and the other circuit diagram, positive logic conventions are used.) According to the settings of the octal code switches, a subset of the bits Cj will be high. The AND gates A enable the corresponding shift register stages Si to be tested by the parity checker. The result is fed back to the serial input (stage 1) of the shift register. The combination of the NOR gates C and the NAND gate D, together equivalent to a 32-input OR, tests for the special case when all of the Sj are low. In this case (when all data inputs are low) the ODD and EVEN inputs to the parity checker are set high and low, respectively. This case does not occur during the normal generation of PRBS's. Without this feature, though, the instrument could get stuck (e.g., at turn on) with the shiftregister in its all-zero state. Moreover this feature has two applications. By simply clearing (resetting) the shift register, the shift register (and thus the PRBS), regardless of the octal code, is initialized (at the next clock pulse) to a standard state with .Si high and all other Sj low. In addition by simply setting the octal code switches all to zero, a single high state may be circulated re- peatedly through the shift register permitting testing and calibration of the weighting function of the digital filter (see below). The sync generator is shown in Fig. 4 . This circuit senses the condition when all stages of the shift register are low from stage 2 up to the highest order stage fed back. (Then for a PRBS, the first stage must necessarily be high.) If η is the degree of the octal code (i.e., feedback length of the shift register) then all OR gates Ε up to and including the one for C n will have their outputs high. The AND-OR-INVERT gates F together with the NAND gate G then provide a negative pulse SYNC (with a width of one clock interval) when (Sj\j = 2,-,n) are all low.
The lamp circuit shown in Fig. 5 is straightforward. The bank of lamps has two functions selected via the multiplexer. One is to show the present contents of the first 20 stages of the shift register; in particular the reset state (all 0) is readily checked on the lamps. The other is to decode the octal code into binary to show which stages of the shift register are fed back. In particular, the highest lamp lit indicates the feedback length (de- gree) of the PRBS. These lamps proved very useful in the debugging of the instrument after construction. The resistance scale is set by the choice fio = 10 kQ. The implementation of this weighting is as follows. Depending on the polarity of Wi the output Si is passed through an inverting or noninverting buffer. The buffer outputs control FET switches which selectively tie the appropriate Ri to 5 V and leave the rest open. In Fig. 6 the values Wi are shown graphically and the nominal Ri are tabulated. The latter may be scaled arbitrarily. Note that Ri must include the on-resistance of the FET switches (typically 450 Ω).
The above choice for Wi corresponds nominally to a rectangular low-pass filter with cutoff frequency /L = 1/17 At. The actual filter is inexact in two respects. The discreteness of the digital filtering produces minor peaks at harmonics of the clock frequency 1/At. These are strongly suppressed, because the power spectrum of the underlying PRBS, with a shape of sine 2 (fAt), vanishes at those harmonics. In the time domain, the discreteness shows up in the slight stepwise nature of the analog output. The other imperfection of the filter is the truncation of the sine (2/χί) waveform at t = ±15.5 At, because of the finite length of the digital-filter (i.e., the 32-stage shift register). As such the filter has a finite (but still very steep) rolloff above a 3-dB cutoff frequency of about 1/20 At, slightly below the nominal /L-
STATISTICS OF ANALOG NOISE PATTERNS
For stage i of the shift register, let S t be the logical state (0 or 1) and let U be the current through Ri, directed toward the summing junction of operational amplifier Q. Further, define IQ = Vo/Ro where V 0 is the reference voltage for the FET switches and Ro is the scale factor defined above. Then The offset potentiometer (Fig. 6 ) can supply a current to cancel (/), if noise with zero-mean level is desired. More generally it can supply to the pattern an arbitrary dc offset of either polarity. The gain potentiometer (of resistance R) can be used to scale the analog noise output V. The standard deviation of V is given by σν = GI .R = 0.710 XR(kü).
For example if Λ = 1.4 kü then σγ = 1 V. The above derivation depends on the assumption that the binary sequence is random. For PRBS's, especially short ones (n < 12), there will be departures from the values above. The (approximate) Gaussianness of the amplitude distribution arises not by specific design but rather as a consequence of the central limit theorem of probability theory [13] , applied to the sum Σ?Ει SiWi. For short sequences (n < 12) the distribution departs significantly from being Gaussian, and depends on the choice of PRBS. Thus in those applications requiring Gaussian noise, longer sequences are preferred.
CONSTRUCTION
The circuitry described above was constructed on seven boards. The 32 stages of the shift register and related circuitry (Figs. 2, 3 , 4, 5) were divided on four almost identical printed circuit boards. Three additional boards were used for the control logic, for the analogto-digital converter, and for the weighting resistors (Ä; J. The control board included a fixed 1-kHz clock, for testing. In our application an external clock was used.
Front panel controls included digital switches for the octal code (seven digits) as well as switches for instrument power, clock source (external/internal/manual), clock enable (run/stop), reset, and mode selection for the bank of twenty lamps (code/shift register). In addition there were turns-counting dials for the gain and offset potentiometers. Four BNC connectors were provided for external clock input and for binary sequence, analog noise and sync outputs.
The design above is open to a number of variations depending on the application of such an instrument. Both the length of the shift register (here 32 stages) and the limit of the feedback length (here 20) may be changed. Furthermore, different weighting functions \Wi\ may be used to obtain analog noise with other properties [10], simply by substituting a board with different weighting resistors Ri. As mentioned above, a number of features, including the lamps and the sync generator, are optional. For most applications the subtle stepwise nature of the "analog" output will not be a problem. In rare cases (such as those involving differentiation) where smooth waveforms are required, a (second-order) low-pass analog filter may be added. Note however that the filter must be modified if At is changed.
OPERATION
The operation of the instrument is straightforward. One selects an octal code, presses reset (if desired) and enables the clock as long as desired. The noise pattern repeats periodically. It should be noted that if the instrument is reset (by clearing the shift register), the first 32 -η values of the analog noise pattern are slightly in error, compared to all subsequent repetitions. This portion of the analog pattern may be bypassed either electronically or during subsequent computer analysis, depending on the application.
A computer program was written which simulates the operation of the instrument. Given any octal code, the program computes the binary sequence and analog noise pattern. A message is printed if the binary sequence is not of maximal length (i.e., not a PRBS). This program has been useful for checking the instrument and for studying the statistical properties of the noise patterns. Copies of the program, written in Fortran, may be obtained on request from the first author.
